EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | Companies | Design Tools | Downloads | Demos | News | Jobs | Resources | Universities | Books & Courses | e-Store
  Check Mail | Free Email | Submit Material | Newsgroups | Events | e-Contact | Membership | Fun Stuff | Advertise | e-Catalog Signup >> Site Tour <<
Go to:
eCatalog
Support:
Phone Support

Resources: Users Groups |  Tech Papers |  Calendar |  Organizations |  Usenet |  Publications |  Discussion Groups |  Courses
  EDA Resources
Research Center EDAToolsCafe Research Center  

Designers Corner with Prof. Mike Smith  Part 1

Collecting information

I started collecting information on the Ethernet interface. I searched the Web for every 10/100 Ethernet interface chip datasheet I could find. There were basically two ways to proceed: use a physical (PHY) layer chip (with just the A/D and D/A and some basic logic) or a combined PHY and media access controller (MAC) chip. If we used a PHY chip we would have to borrow, buy, or build the MAC. If we used a PHY/MAC chip we would have to put up with the PCI interface. This was starting to get messy. I had run into the problem currently faced by most system designers. We would like to use existing blocks, intellectual property (IP), but where and how were we going to get the IP?

Table of contents   Previous   Next



Learn More about Aldec-HDL 4.0XE
Copyright 2000, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com